

12 11 12 MPU **VPU VPU Processing Processing** 31 unit 31 unit **Processing** 21 unit Local Local 32 32 storage storage Memory 33 -33 management Memory Memory 22 controller controller unit Connecting device (bus or crossbar switch) 13 1/0 Main memory controller

FIG.2

14

15






FIG.3



F I G. 4




## Structural description 117

Number	Program	Input	Output	Cost	Buffer
(1)	DEMUX	Received	(2)		100KB
		signal	(3)	5	1MB
			(4)		10KB
(2)	A-DEC	(1)	Audio output	10	
(3)	V-DEC	(1)	(5)	50	1MB
(4)	TEXT	(1)	(6)	5	10KB
(5)	PROG	(3)	(6)	20	1MB
(6)	BLEND	(4)	Video	10	
		(5)	output	10	

## Thread parameters

Others






FIG. 10




FIG. 11

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET <u>8</u> OF 40




FIG. 12





FIG. 13



OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 10 OF 40




FIG. 15




FIG. 16

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 11 OF 40




FIG. 17




FIG. 18




FIG. 19

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 12 OF 40






FIG. 20





F I G. 21



F1G.22

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 14 OF 40









FIG. 25






FIG. 27




FIG. 28





FIG. 29






FIG. 31

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 19 OF 40




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36







FIG. 37


OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET <u>22</u> OF <u>40</u>








OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET <u>25</u> OF <u>40</u>



OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET <u>26</u> OF <u>40</u>



OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET <u>27</u> OF <u>40</u>




FIG. 43




FIG. 44







FIG. 45







OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 30 OF 40




FIG. 49





FIG. 50








FIG. 52

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 31 OF 40










FIG. 55

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 32 OF 40











FIG. 58

		Tightly coupled thread group	Loosely coupled thread group
On memory	LS	Can use	Cannot use
	MS	Can use	
Other		Should use hardware primitives	Should use mechanisms provided by VPU Runtime Environment

FIG. 59










FIG. 64

**BUFFER** ld:1 Size: 100KB SrcTask: 1 DstTask: 2 ld:2 **BUFFER** Size: 1MB SrcTask: 1 DstTask: 3 ld:3 **BUFFER** Size: 10KB SrcTask: 1 DstTask: 4 **BUFFER** ld:4 Size: 1MB SrcTask: 3 DstTask: 5 ld:5 **BUFFER** Size: 10KB SrcTask: 4 DstTask: 6 ld:6 **BUFFER** Size: 1MB SrcTask: 5 DstTask: 6 ld:1 Class: VPU,HRT TASK ThreadContext: DEMUX Cost: 5 Constraint: Precede: 2,3,4 InputBuffer: OutputBuffer: 1,2,3 Class: VPU,HRT ld:2 TASK ThreadContext: A-DEC Cost : 10 Constraint : Precede : InputBuffer: 1 OutputBuffer: TASK ld:3 Class: VPU,HRT ThreadContext: V-DEC Cost : 50 Constraint: Precede: 5 InputBuffer: 2 OutputBuffer: 4 Class: VPU,HRT TASK ld:4 ThreadContext: TEXT Cost: 5 Constraint: Precede: 6 InputBuffer: 3 OutputBuffer: 5 **TASK** ld:5 Class: VPU,HRT ThreadContext: PROG Cost : 20 Constraint: Precede: 6 InputBuffer: 4 OutputBuffer: 6 ld:6 Class: VPU,HRT TASK ThreadContext : BLEND Cost : 10 Constraint: Precede: 5 InputBuffer: 5,6 OutputBuffer:




FIG. 66





FIG. 67

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET <u>37</u> OF <u>40</u>



duting in a second




FIG. 69





FIG. 70

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET <u>38</u> OF <u>40</u>


BUFFER	ld : 1				
Size : 100KB	SrcTask: 1 DstTask: 2				
BUFFER	ld : 2				
Size : 1MB	SrcTask: 1 DstTask: 3				
BUFFER	ld : 3				
Size : 10KB	SrcTask: 1 DstTask: 4				
BUFFER	ld : 4				
Size : 10KB	SrcTask: 4 DstTask: 6				
BUFFER	ld : 5				
Size : 1MB	SrcTask: 5 DstTask: 6				
TASK	ld: 1 Class: VPU,HRT				
ThreadContext : DEMUX Cost : 5 Constraint : Precede : 2,3,4 InputBuffer : OutputBuffer : 1,2,3					
TASK	ld : 2 Class : VPU,HRT				
ThreadContext: A-DEC Cost: 10 Constraint: Precede: InputBuffer: 1 OutputBuffer:					
TASK	ld: 3 Class: VPU,HRT				
ThreadContext Constraint : Pre InputBuffer : 2					
TASK	ld : 4 Class : VPU,HRT				
ThreadContext: TEXT Cost: 5 Constraint: Precede: 6 InputBuffer: 3 OutputBuffer: 4					
TASK	ld: 5 Class: VPU,HRT				
ThreadContext Constraint: Pre InputBuffer:	: PROG Cost : 50				
TASK	ld: 6 Class: VPU,HRT				
ThreadContext Constraint : Pre InputBuffer : 4,5	ecede : 5				

OBLON, SPIVAK, ET AL DOCKET #: 251117US2SRD INV: Tatsunori KANAI, et al. SHEET 39 OF 40



Reservation Reservation Reservation Reservation Reservation list entry entry entry entry 0 5 55 75 VPU0 5 50 20 10 **DEMUX** V-DEC **PROG BLEND** VPU1 Reservation Reservation entry entry VPU2 5 15 5 10 VPU3 A-DEC **TEXT** Reservation entry Start time Execution term Running thread

FIG. 73



F1G. 74